

Remarks/Arguments

Claims 20-38 are pending in the present application. Claims 20-38 have been presented herewith. Claims 1-19 have been canceled.

Also by this Preliminary Amendment, the specification has been revised to identify the parent applications.


Favorable consideration and early allowance of the present application are earnestly solicited.

In the event that there are any outstanding matters remaining in the present application, please contact Andrew J. Telesz, Jr. (Reg. No. 33,581) at (703) 715-0870 in the Washington, D.C. area, to discuss these matters.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment for any additional fees that may be required, or credit any overpayment, to Deposit Account No. 50-0238.

Respectfully submitted,

VOLENTINE FRANCOS, P.L.L.C.

A handwritten signature in black ink, appearing to read "Andrew J. Telesz, Jr.", with a stylized flourish at the end.

Andrew J. Telesz, Jr.
Reg. No. 33,581

Tel. No. (703) 715-0870
Fax No. (703) 715-0877

Enclosures: Marked-Up Version of Substitute Specification
Substitute Specification

SERIAL ACCESS MEMORY

(Marked-up Version)

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a serial access memory, and particularly to transfer ~~[[means]]~~ units set as paths used when data stored in memory cells are respectively transferred to read and write registers.

Description of the Related Art

Each of memory blocks of a serial access memory adopts a configuration wherein read registers and write registers are respectively added to memory cells of a DRAM. The memory capacity of such a memory block is normally taken up or configured in units of 256Kbits or 512Kbits, for example to ensure an operating margin for each memory and reduce the peak of current consumption. Since the serial access memory often deals with image data, it needs to have a capacity of a few Mbits. In order to implement it through the use of the above memory block, the serial access memory is made up of a plurality of memory blocks.

With the recent scale-down technology, the memory cell can be formed greatly in ~~part~~ by shortening it. However, the read registers and write registers are not scaled down in a manner similar to the memory cells. Thus, although the occupied area of each memory cell in a memory block is reduced, the read registers and write registers are not so scaled down. Accordingly, a problem arises in that the serial access memory has not yet been scaled down in chip size as might be expected. Further, since the conventional serial access memory comprises the plurality of memory blocks including

the write and read registers, circuits for controlling the respective registers and transfer [[means]] units increase in number, thus increasing current consumption.

SUMMARY OF THE INVENTION

An object of the present invention is to provide a serial access memory low in current consumption, which is capable of restraining an increase in chip size even if memory capacity increases.

A serial access memory of the present invention comprises first and second memory arrays. The first memory array includes first memory cells, first sense amplifiers and pairs of first bit lines connected to the first memory cells and the first sense amplifiers. The second memory array includes second memory cells, second sense amplifiers and second bit lines connected to the second memory cells and the second sense amplifiers. The serial memory further comprises pairs of column lines each of which is connected to one of the pairs of first bit lines and one of the pairs of the second bit lines, write registers each of which is connected to one of the pairs of column lines, a write address accessing circuit connected to the write registers for selecting one of said write registers, read registers each of which is connected to one of the pairs of column lines, a read address accessing circuit connected to the read registers for selecting one of the read registers, an input circuit connected to the write registers, and an output circuit connected to the write registers.

BRIEF DESCRIPTION OF THE DRAWINGS

While the specification concludes with claims particularly pointing out and distinctly claiming the subject matter which is regarded as the invention, it is believed that the invention, the objects and features of the invention and further objects, features and advantages thereof will be better understood from the following description taken in connection with the accompanying drawings in which:

Figs. 1A-1B are ~~Fig. 1~~ is a simplified circuit diagram showing a circuit of a principal part of a serial access memory according to a first embodiment of the present invention;

Fig. 2 is a timing chart for describing operating timings for the serial access memory according to the first embodiment of the present invention;

Figs. 3A-3B are ~~Fig. 3~~ is a simplified circuit diagram illustrating a circuit of a principal part of a serial access memory according to a second embodiment of the present invention;

Fig. 4 is a timing chart for describing operating timings for the serial access memory according to the second embodiment of the present invention;

Figs. 5A-5C are ~~Fig. 5~~ is a simplified circuit diagram depicting a circuit of a principal part of a serial access memory according to a third embodiment of the present invention;

Fig. 6 is a timing chart for describing operating timings for the serial access memory according to the third embodiment of the present invention;

Figs. 7A-7B are ~~Fig. 7~~ is a simplified circuit diagram showing a circuit of a principal part of a serial access memory according to a fourth embodiment of the present invention;

Figs. 8A-8B are ~~Fig. 8~~ is a simplified circuit diagram illustrating a circuit of a principal part of a serial access memory according to a fifth embodiment of the present invention;

Figs. 9A-9B are ~~Fig. 9~~ is a simplified circuit diagram depicting a circuit of a principal part of a serial access memory according to a sixth embodiment of the present invention;

Figs. 10A-10B are ~~Fig. 10~~ is a simplified circuit diagram showing a circuit of a principal part of a serial access memory according to a seventh embodiment of the present invention; and

Figs. 11A-11B are ~~Fig. 11~~ is a simplified circuit diagram illustrating a circuit of a principal part of a serial access memory according to an eighth embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will hereinafter be described in detail with reference to the accompanying drawings.

Figs. 1A-1B are ~~Fig. 1~~ is a simplified circuit diagram showing a circuit of a principal part of a serial access memory according to a first embodiment of the present

invention. A configuration of the first embodiment will be explained below with reference to ~~Fig. 1~~ Figs. 1A-1B.

The serial access memory according to the present embodiment comprises two memory blocks (corresponding to a memory block a and a memory block b). The memory blocks a and b have a plurality of memory cells respectively. The memory cells comprise memory cell transistors CT_{rija} or CT_{rijb} (where $i = 1$ to m , $j = 1$ to n , and m and n are whole numbers) and capacitors C_{ija} or C_{ijb} respectively. ~~[[One]]~~ First ends of the capacitors C_{ija} or C_{ijb} are electrically connected to their corresponding first terminals of the memory cell transistors CT_{rija} or CT_{rijb}, whereas the other ends thereof are respectively electrically connected to a predetermined source or power supply (ground potential in the first embodiment).

Second terminals of the memory cell transistors CT_{rija} or CT_{rijb} are respectively electrically connected to bit lines BL_{ia}, /BL_{ia} ~~[[BL_{ia}/]]~~, BL_{ib} or ~~[[BL_{ib}/]]~~ /BL_{ib}, and the gates thereof are respectively electrically connected to word lines WL_{ja} or WL_{jb}.

As to the memory cell, for example, one connected to a pair of bit lines BL_{ma} and BL_{ma}/ is considered as one column unit. Each of sense amplifiers SA_{ia} is provided for each column unit. The sense amplifiers SA_{ia} or SA_{ib} are respectively electrically connected between each individual pairs of bit lines BL_{ia} and ~~[[BL_{ia}/]]~~ /BL_{ia} or between BL_{ib} and ~~[[BL_{ib}/]]~~ /BL_{ib}. These memory cells, sense amplifiers SA_{ia} or SA_{ib}, bit lines BL_{ia}, /BL_{ia} ~~[[BL_{ia}/]]~~, BL_{ib} or ~~[[BL_{ib}/]]~~ /BL_{ib} and word lines WL_{ja} or WL_{ib} constitute either a memory cell array G_a or G_b. Incidentally, the word lines WL_{ja} or WL_{jb} are electrically connected to either ~~an X address means~~ ~~[[()]]~~ an X address

accessing circuit $[[[]]]$ Aa or Ab. The X address accessing circuit $[[means]]$ Aa (or Ab) selects only one word line WLja (or WLjb) from the word lines WLja (or WLjb) in response to an unillustrated address signal.

The bit lines pairs BLia and $[[BLia/]]$ /BLia or BLib and $[[BLib/]]$ /BLib set in column units are electrically connected to their corresponding pairs of signal lines CLi and /CLi which are parallel to the bit lines BLia, $[[BLia/]]$ /BLia, BLib or $[[BLib/]]$ /BLib and common to the memory blocks a and b through transfer $[[means]]$ circuit Ha or Hb. Either the transfer $[[means]]$ circuit Ha of the memory block a or the transfer $[[means]]$ circuit Hb of the memory block b comprises transfer transistor pairs Tri1a and Tri2a or Tri1b and Tri2b. These transfer transistors Tri1a, Tri2a, Tri1b or Tri2b have first terminals electrically connected to their corresponding bit lines BLia, $[[BLia/]]$ /BLia, BLib or $[[BLib/]]$ /BLib, second terminals electrically connected to their corresponding signal lines CLi and /CLi, and gates respectively commonly supplied with a transfer signal CTa or CTb.

Read registers RRi and write registers WRi are respectively electrically connected to both ends of the signal lines CLi and /CLi through transfer $[[means]]$ circuits I and F. The read registers RRi and write registers WRi respectively comprise two inverters whose inputs and outputs are respectively connected to one another. Further, the transfer $[[means]]$ circuits F and I respectively comprise transistor pairs Tri3 and Tri4 or Tri5 and Tri6. The transfer transistors Tri3 or Tri4 respectively have first terminals electrically connected to their corresponding write registers WRi, second terminals electrically connected to their corresponding signal lines CLi and /CLi, and

gates commonly supplied with a write transfer signal WT. Further, the transfer transistors Tri5 or Tri6 respectively have first terminals electrically connected to their corresponding read registers R Ri, second terminals electrically connected to their corresponding signal lines CLi and /CLi, and gates commonly supplied with a read transfer signal RT.

The write registers WRi are also respectively electrically connected to write data buses WD and /WD through a transfer circuit [[means]] D. The transfer [[means]] circuit D comprises transfer transistor pairs Tri1 and Tri2. First terminals of the transfer transistors Tri1 and Tri2 are respectively electrically connected to the write registers WRi, second terminals thereof are respectively electrically connected to the write data buses WD and /WD, and the gates thereof are respectively commonly supplied with address signals YWm. The address signals YWm are generated by a write address ~~means (a write address accessing circuit[[]])~~ B. The write address accessing circuit [[means]] B activates only one address signal YWm in response to an unillustrated address signal. Thus, data on the write data buses WD and /WD are read into the write registers WRi connected to the transfer transistor pairs Tri1 and Tri2 supplied with the activated address signal YWm, respectively.

An input [[means]] circuit L is electrically connected to the write data buses WD and /WD. The input [[means]] circuit L receives data DIN inputted from the outside therein and outputs it to the write data buses WD and /WD.

The read registers R Ri are also electrically connected to read data buses RD and /RD through a transfer circuit [[means]] K. The transfer [[means]] circuit K

comprises transfer transistor pairs Tri7 and Tri8. First terminals of the transfer transistors Tri7 and Tri8 are respectively electrically connected to the read registers R Ri, second terminals thereof are respectively electrically connected to the read data buses RD and /RD, and the gates thereof are respectively commonly supplied with address signals YRm. The address signals YRm are generated by a read address means ~~(a read address~~ accessing circuit[[[]]] C. The read address accessing circuit [[means]] C activates only one address signal YRm in response to an unillustrated address signal. Thus, only data stored in the read registers R Ri connected to the transfer transistor pairs Tri7 and Tri8 supplied with the activated address signal YRm are read into the read data buses RD and /RD, respectively.

An output [[means]] circuit M is electrically connected to the read data buses RD and /RD. The output [[means]] circuit M outputs the data outputted to the read data buses RD and /RD to the outside as output data DOUT.

Fig. 2 is a timing chart for describing timings provided to operate the serial access memory according to the first embodiment of the present invention. The operating timings for the serial access memory according to the first embodiment will be explained below using Fig. 2 according to times t1 through t9 shown in Fig. 2. Incidentally, an actual serial access memory is capable of performing a serial write operation and a serial read operation in asynchronous form perfectly except for a data transfer cycle. However, Fig. 2 shows a state in which serial write and read operations have been performed at different times to make it easy to understand their description.

Fig. 2 also shows a state in which only the memory block a is in operation. It is however needless to say that only the memory block b can be activated and the memory blocks a and b can be activated simultaneously.

<Time t1>

The input circuit [[means]] L captures data DI1 from input data DIN and transfers it to the write data buses WD and /WD. The write [[Y]] address accessing circuit [[means]] B selectively activates an address signal YW1. Thus, the transfer transistors Tr11 and Tr12 of the transfer [[means]] circuit D are selectively turned on so that the write register WR1 is electrically connected to the write data buses WD and /WD. Accordingly, the data DI1 is written into the write register WR1.

<Time t2>

The input circuit [[means]] L brings data DI2 from the input data DIN and transfers it to the write data buses WD and /WD. The write [[Y]] address accessing circuit [[means]] B selectively activates an address signal YW2. Thus, the transfer transistors Tr21 and Tr22 of the transfer circuit [[means]] D are selectively turned on so that the write register WR2 is electrically connected to the write data buses WD and /WD. Accordingly, the data DI2 is written into the write register WR2.

<Time T3>

The input circuit [[means]] L takes in data DI_m from the input data DIN and transfers it to the write data buses WD and /WD. The write [[Y]] address accessing circuit [[means]] B selectively activates an address signal YW_m. Thus, the transfer transistors Tr_m1 and Tr_m2 of the transfer [[means]] circuit D are selectively turned on

so that the write register WR_m is electrically connected to the write data buses WD and /WD. Accordingly, the data DI_m is written into the write register WR_m.

<Time t₄>

After the writing of the data into the write registers WR_i has been completed, the written data DI₁ through DI_m are written into the memory array Ga at a time t₄.

At first, the X address accessing unit [[means]] A_a selects the corresponding word line WL_{1a} (which is tentatively set as WL_{1a} for explanation herein) and supplies a signal of a high level to the word line WL_{1a}. Thus, the memory cell transistor CTri_{1a} of the corresponding memory cell connected to the word line WL_{1a} is turned on, so that the memory cell is brought to a selected state.

Since the write transfer signal WT is brought to a high level simultaneously, the transfer transistors Tri₃ and Tri₄ are turned on. Thus, the data written into the write registers WR_i are temporarily transferred onto their corresponding signal lines CL_i and /CL_i through the transfer transistors Tri₃ and Tri₄.

After the data have fully been transferred to the signal lines CL_i and /CL_i, the transfer signal CT_a is rendered high in level. Thus, the transfer transistors Tri_{1a} and Tri_{2a} of the transfer [[means]] circuit H_a are turned on so that the signal lines CL_i and /CL_i are electrically connected to their corresponding bit lines BL_{ia} and [[BL_{ia}/]] /BL_{ia}. Accordingly, the data on the signal lines CL_i and /CL_i are temporarily transferred to the bit lines BL_{ia} and [[BL_{ia}/]] /BL_{ia}. The transferred data are respectively amplified by the sense amplifiers SA_{ia} and thereafter stored in their corresponding capacitors Ci_{1a} of

the memory cells (corresponding to the memory cells whose memory cell transistors CTri1a are kept on) connected to the word line WL1a.

This series of operations is called "write transfer".

<Time t5>

At a time t5, the data written into the corresponding memory cell is read out.

The X address accessing circuit [[means]] Aa selects the corresponding word line WL1a (which is tentatively set as WL1a for explanation herein) and supplies a high level signal to the word line WL1a. Thus, the memory cell transistors CTri1a of the memory cells connected to the word line WL1a are turned on so that the data stored in the capacitors Ci1a of the memory cells are transferred to their corresponding bit lines pairs BLia and [[BLia/]] /BLia. The sense amplifiers SAia respectively amplify the data on the bit line pairs BLia and /BLia [[BLia/]].

<Time t6>

Since the transfer signal CTa is rendered high in level, the transfer transistors Tri1a and Tri2a of the transfer circuit [[means]] Ha are turned on so that the signal lines CLi and /CLi are electrically connected to their corresponding bit line pairs BLia and [[BLia/]] /BLia. Thus, the data on the bit line pairs BLia and [[BLia/]] /BLia, which have been amplified by the sense amplifiers SAia, are temporarily transferred onto the signal lines CLi and /CLi through the transfer transistors Tri1a and Tri2a.

Afterwards, the read transfer signal RT is rendered high in level. Thus, the transfer transistors Tri5 and Tri6 of the transfer circuit [[means]] I are turned on so that the signal lines CLi and /CLi are electrically connected to their corresponding read

registers R_{Ri}. Accordingly, the data on the signal lines CL_i and /CL_i are respectively written into the read registers R_{Ri}.

This series of operation is called "read transfer".

<Time t7>

The data transferred from the memory block a to its corresponding read register J are temporarily stored in the read register J according to the read transfer operation. Thereafter, the address YR1 of the outputs produced from the read [[Y]] address accessing circuit [[means]] C is brought to a high level. Thus, the transfer transistors Tr17 and Tr18 are turned on so that the data stored in the read register RR1 is transferred to the read data buses RD and /RD. The transferred data is transferred to the output [[means]] circuit M from which it is outputted as data DO1 of the output data DOUT.

<Time t8>

The address YR2 of the outputs produced from the read [[Y]] address accessing circuit [[means]] C is brought to a high level. Thus, the transfer transistors Tr27 and Tr28 are turned on so that the data stored in the read register RR2 is transferred to the read data buses RD and /RD. The transferred data is transferred to the output [[means]] circuit M from which it is outputted as data DO2 of the output data DOUT.

<Time t9>

The address YR_m of the outputs produced from the read [Y] address accessing unit [[means]] C is brought to a high level. Thus, the transfer transistors Tr_m7 and Tr_m8 are turned on so that the data stored in the read register RR_m is transferred to

the read data buses RD and /RD. The transferred data is transferred to the output circuit [[means]] M from which it is outputted as data D_{Om} of the output data DOUT.

Since the read and write registers are respectively provided one by one (by one set) with respect to the plurality of memory blocks in the serial access memory according to the first embodiment of the present invention as described above, a substantial reduction in chip size can be achieved.

Further, since the write and read registers can be reduced in number as compared with the prior art, it is possible to restrain an increase in the number of peripheral circuits and implement a reduction in power consumption.

Figs. 3A-3B are ~~Fig. 3~~ is a simplified circuit diagram showing a circuit of a principal part of a serial access memory according to a second embodiment of the present invention. A configuration of the second embodiment will be explained below with reference to Figs. 3A-3B ~~Fig. 3~~. In ~~Fig. 3~~ Figs. 3A-3B, the same portions as those shown in ~~Fig. 1~~ Figs. 1A-1B are identified by the same reference numerals and the description thereof will therefore be omitted.

The second embodiment is similar to the first embodiment in that the serial access memory according to the present embodiment comprises two memory blocks a and b. However, transfer control for controlling transfer circuits [[means]] H_a and H_b are respectively performed based on two transfer signals CT1a and CT2a, and CT1b and CT2b. The transfer signal CT1a is supplied to the gates of odd-numbered transfer transistors (e.g., Tr11a and Tr12a) of the transfer circuit [[means]], whereas the transfer signal CT2a is supplied to the gates of even-numbered transfer transistors (e.g., Tr21a

and Tr22a) of the transfer circuit [[means]]. Similarly, the transfer signal CT1b is supplied to the gates of odd-numbered transfer transistors (e.g., Tr11b and Tr12b) of the transfer circuit [[means]], whereas the transfer signal CT2b is supplied to the gates of even-numbered transfer transistors (e.g., Tr21b and Tr22b) of the transfer circuit [[means]].

Read registers R_{Ri} and write registers W_{Ri} are respectively electrically connected to both ends of odd-numbered signal lines (e.g., CL1 and /CL1) through transfer circuits [[means]] I and F. On the other hand, the read registers and the write registers are respectively disconnected from both ends of even-numbered signal lines (e.g., CL2 and /CL2) and only the transfer circuits [[means]] I and F are respectively connected thereto. The transfer circuits [[means]] I and F connect the even-numbered signal lines (e.g., CL2 and /CL2) to the read registers R_{Ri} and the write registers W_{Ri} respectively electrically connected to both ends of the odd-numbered signal lines (e.g., CL1 and /CL1), respectively.

Of the transfer circuit [[means]] F, transfer transistors (e.g., Tr13 and Tr14) respectively electrically connected to the odd-numbered signal lines (e.g., CL1 and /CL1) are controlled by a first write transfer signal WT1, and transfer transistors (e.g., Tr19 and Tr10) respectively electrically connected to the even-numbered signal lines (e.g., CL2 and /CL2) are controlled by a second write transfer signal WT2. Of the transfer circuit [[means]] I, transfer transistors (e.g., Tr15 and Tr16) respectively electrically connected to the odd-numbered signal lines (e.g., CL1 and /CL1) are controlled by a first read transfer signal RT1, and transfer transistors (e.g., Tr111 and

Tr112) respectively electrically connected to the even-numbered signal lines (e.g., CL2 and /CL2) are controlled by a second read transfer signal RT2.

Fig. 4 is a timing chart for describing timings provided to operate the serial access memory according to the second embodiment of the present invention. The operating timings for the serial access memory according to the second embodiment will be explained below according to times t1 through t6 with reference to Fig. 4. Incidentally, Fig. 4 shows operating states for explanation regardless of an actual serial access memory in a manner similar to Fig. 2.

<Time t1>

An input circuit L captures data DI11 from input data DIN and transfers it to write data buses WD and /WD. A write address accessing circuit B selectively activates an address signal YW1. Thus, transfer transistors Tr11 and Tr12 of a transfer circuit D are selectively turned on to electrically connect the write register WR1 to the write data buses WD and /WD. Accordingly, the data DI11 is written into the write register WR1.

<Time t2>

The input circuit L brings data DI1k from the input data DIN and transfers it to the write data buses WD and /WD. The write address accessing circuit B selectively activates an address signal YWk. Thus, transfer transistors Trk1 and Trk2 of the transfer circuit D are selectively turned on to electrically connect the write register WRk to the write data buses WD and /WD. Accordingly, the data DI1k is written into the write register WRk.

<Time t3>

After the writing of the data into the write register WR_k has been completed, the written data DI₁₁ through DI_{1k} are written into their corresponding memory cells electrically connected to bit line pairs (e.g., BL_{1a} and /BL_{1a}) lying in odd sequences, of a memory array Ga at a time t₃.

At first, an X address accessing circuit [[means]] Aa selects the corresponding word line WL_{1a} (tentatively set as WL_{1a} for explanation herein) and supplies a signal of a high level to the word line WL_{1a}. Thus, memory cell transistors CTri_{1a} of the memory cells connected to the word line WL_{1a} are turned on, thus bringing the memory cells to a selected state.

Since the first write transfer signal WT₁ is brought to a high level simultaneously, the transfer transistors Tri₃ and Tri₄ are turned on. Thus, the data written into the write registers WR_i are temporarily transferred onto their corresponding signal lines CL_i and /CL_i through the transfer transistors Trk₃ and Trk₄.

After the data have fully been transferred to the signal lines CL_i and /CL_i, the transfer signal CT_{1a} is rendered high in level. Thus, the transfer transistors Tri_{1a} and Tri_{2a} of the transfer circuit [[means]] Ha are turned on to electrically connect the signal lines CL_i and /CL_i to their corresponding bit lines BL_{1a} and [[BL_{1a}/]] /BL_{1a}. Accordingly, the data on the signal lines CL_i and /CL_i are temporarily transferred to the bit lines BL_{1a} and [[BL_{1a}/]] /BL_{1a}. The transferred data are respectively amplified by sense amplifiers SA_{1a} and thereafter stored in their corresponding capacitors Ci_{1a} of the memory cells

(corresponding to the memory cells whose memory cell transistors CTri1a are kept on) connected to the word line WL1a.

<Time t4>

The input circuit [[means]] L takes in data DI21 from the input data DIN and transfers it to the write data buses WD and /WD. The write [[Y]] address accessing circuit [[means]] B selectively activates an address signal YW1. Thus, the transfer transistors Tr11 and Tr12 of the transfer circuit [[means]] D are selectively turned on to electrically connect the write register WR1 to the write data buses WD and /WD. Accordingly, the data DI21 is written into the write register WR1.

<Time t5>

The input circuit [[means]] L takes in data DI2k from the input data DIN and transfers it to the write data buses WD and /WD. The write [[Y]] address accessing circuit [[means]] B selectively activates an address signal YWk. Thus, the transfer transistors Trk1 and Trk2 of the transfer circuit [[means]] D are selectively turned on to electrically connect the write register WRk to the write data buses WD and /WD. Accordingly, the data DI2k is written into the write register WRk.

<Time t6>

After the writing of the data into the write register WRk has been completed, the written data DI21 through DI2k are written into their corresponding memory cells electrically connected to bit line pairs (e.g., BL2a and /BL2a) lying in even sequences, of the memory array Ga at a time t6.

At first, the X address accessing circuit [[means]] Aa selects the corresponding word line WL2a (tentatively set as WL2a for explanation herein) and supplies a signal of a high level to the word line WL2a. Thus, memory cell transistors CTr_i2a of the corresponding memory cells connected to the word line WL2a are turned on, so that the memory cells are brought to a selected state.

Since the second write transfer signal WT2 is brought to a high level simultaneously, the transfer transistors (Tr₁₉ and Tr₁₀) are turned on. Thus, the data written into the write registers WR_i are temporarily transferred onto their corresponding signal lines CL_i and /CL_i through the transfer transistors (e.g., Tr₁₉ and Tr₁₀).

After the data have fully been transferred to the signal lines CL_i and /CL_i, the transfer signal CT2a is rendered high in level. Thus, the transfer transistors Tr_i1a and Tr_i2a of the transfer [[means]] circuit Ha are turned on to electrically connect the signal lines CL_i and /CL_i to their corresponding bit lines BL_ia and [[BL_ia/]] /BL_ia. Accordingly, the data on the signal lines CL_i and /CL_i are temporarily transferred to the bit lines BL_ia and [[BL_ia/]] /BL_ia. The transferred data are respectively amplified by the sense amplifiers SA_ia and thereafter stored in their corresponding capacitors Ci₁a of the memory cells (corresponding to the memory cells whose memory cell transistors CTr_i1a are kept on) connected to the word line WL2a.

Incidentally, while only the read operation has been described in the second embodiment, a write operation can easily be understood if a reference is made to the write operation of the first embodiment and the read operation of the second embodiment.

Since the read and write registers are respectively configured in half number in the second embodiment as described above as compared with the first embodiment, a reduction in chip size, restraint on an increase in the number of peripheral circuits, and low power consumption can be achieved as compared with the first embodiment.

Figs. 5A-5C are ~~Fig. 5~~ is a simplified circuit diagram showing a circuit of a principal part of a serial access memory according to a third embodiment of the present invention. In Figs. 5A-5C ~~Fig. 5~~, the same portions as those shown in ~~Fig. 1~~ Figs. 1A-1B are identified by the same reference numerals and the description thereof will therefore be omitted. A configuration of the third embodiment will be explained below with reference to ~~Fig. 5~~ Figs. 5A-5C.

The serial access memory according to the third embodiment is one wherein one read register (one set) is additionally provided to set the read port of the first embodiment to two. Namely, the configuration of the serial access memory according to the third embodiment is one obtained by adding the following configuration to the first embodiment.

Added read registers RR_i' are respectively electrically connected to ~~[[one]]~~ first ends of signal lines CL_i and $/CL_i$ through an added transfer circuit ~~[[means]]~~ I' on the connection side of read registers RR_i through a transfer circuit ~~[[means]]~~ I . The added read registers RR_i' respectively comprise two inverters whose input and output are connected to each other, in a manner similar to the read registers RR_i . Further, the added transfer circuit ~~[[means]]~~ I' also comprises added transistor pairs $Tri5'$ and $Tri6'$ in a manner similar to the transfer ~~[[means]]~~ circuit I . The added transfer transistors $Tri5'$

or Tri6' have first terminals respectively electrically connected to the added read registers RRI', second terminals respectively electrically connected to the signal lines CLi and /CLi, and gates respectively commonly supplied with a read transfer signal RT'.

Further, the added read registers RRI' are also electrically connected to added read data buses RD' and /RD' through a transfer circuit [[means]] K'. The transfer [[means]] circuit K' comprises added transfer transistor pairs Tri7' and Tri8'. First terminals of the added transfer transistors Tri7' and Tri8' are respectively electrically connected to the added read registers RRI', second terminals thereof are respectively electrically connected to the added read data buses RD' and /RD', and their gates are respectively commonly supplied with added address signals YRm'. The added address signals YRm' are generated by an added read address accessing circuit [[means]] C'. The added read address accessing circuit [[means]] C' activates only one added address signal YRm' in response to an unillustrated address signal. Thus, only data stored in the added read registers RRI' connected to the added transfer transistor pairs Tri7' and Tri8' supplied with the activated added address signal YRm' are read into the added read data buses RD' and /RD'.

An added output [[means]] circuit M' is electrically connected to the added read data buses RD' and /RD'. The added output [[means]] circuit M' outputs the data outputted to the added read data buses RD' and /RD' to the outside as added output data DOUT'.

The operation of the serial access memory according to the third embodiment will next be described with reference to Fig. 6. Since the serial access memory

according to the third embodiment is similar in write operation to the first embodiment, the description thereof will be omitted and only a read operation thereof will be explained.

<Time t1>

An X address accessing circuit [[means]] Aa selects the corresponding word line WL1a (which is tentatively set as WL1a for explanation herein) and supplies a high level signal to the word line WL1a. Thus, memory cell transistors CTri1a of memory cells connected to the word line WL1a are turned on to transfer data stored in capacitors Ci1a of the memory cells to their corresponding bit lines pairs BLia and [[BLia/]] /BLia. Sense amplifiers SAia respectively amplify the data on the bit line pairs BLia and [[BLia/]] /BLia.

<Time t2>

Since a transfer signal CTa is rendered high in level, transfer transistors Tri1a and Tri2a of a transfer circuit [[means]] Ha are turned on so that the signal lines CLi and /CLi are electrically connected to their corresponding bit line pairs BLia and [[BLia/]] /BLia. Thus, the data on the bit line pairs BLia and [[BLia/]] /BLia, which have been amplified by the sense amplifiers SAia, are temporarily transferred onto the signal lines CLi and /CLi through the transfer transistors Tri1a and Tri2a.

Afterwards, a read transfer signal RT is rendered high in level. Thus, transfer transistors Tri5 and Tri6 of the transfer [[means]] circuit I are turned on to electrically connect the signal lines CLi and /CLi to their corresponding read registers RRi.

Accordingly, the data on the signal lines CL_i and /CL_i are respectively written into the read registers RR_i. This is called a so-called read transfer operation.

<Time t₃>

An X address accessing unit [[means]] Ab selects the corresponding word line WL_{1b} (which is tentatively set as WL_{1b} for explanation herein) and supplies a high level signal to the word line WL_{1b}. Thus, memory cell transistors CTri_{1b} of memory cells connected to the word line WL_{1b} are turned on so that data stored in capacitors Ci_{1b} of the memory cells are transferred to their corresponding bit lines pairs BL_{ib} and [[BL_{ib}/]] /BL_{ib}. Sense amplifiers SA_{ib} respectively amplify the data on the bit line pairs BL_{ib} and [[BL_{ib}/]] /BL_{ib}.

<Time t₄>

Since a transfer signal CT_b is rendered high in level, transfer transistors Tri_{1b} and Tri_{2b} of a transfer [[means]] circuit H_b are turned on to electrically connect the signal lines CL_i and /CL_i to their corresponding bit lines BL_{ib} and [[BL_{ib}/]] /BL_{ib}. Thus, the data on the bit line pairs BL_{ib} and [[BL_{ib}/]] /BL_{ib}, which have been amplified by the sense amplifiers SA_{ib}, are temporarily transferred onto the signal lines CL_i and /CL_i through the transfer transistors Tri_{1b} and Tri_{2b}.

Afterwards, the added read transfer signal RT' is rendered high in level. Thus, the added transfer transistors Tri_{5'} and Tri_{6'} of the added transfer [[means]] circuit I' are turned on so that the signal lines CL_i and /CL_i are electrically connected to their corresponding added read registers RR_i'. Accordingly, the data on the signal lines CL_i

and /CLi are respectively written into the added read registers RRI'. Namely, this is called an added read transfer operation.

<Time t5>

Data transferred from a memory cell or memory block a to its corresponding read register J are temporarily stored in the read register J according to the read transfer operation. Data transferred from a memory cell or memory block b to its corresponding added read register J' are temporarily stored in the added read register J'. Thereafter, an address YR1 of outputs produced from a read [[Y]] address accessing circuit [[means]] C is brought to a high level, and an address YR1' of outputs produced from the added read [[Y]] address accessing circuit [[means]] C' is rendered high in level. Thus, transfer transistors Tr17 and Tr18 are turned on so that the data stored in the read register RR1 is transferred to the corresponding read data buses RD and /RD. Further, added transfer transistors Tr17' and Tr18' are turned on so that the data stored in the added read register RR1' is transferred to the corresponding added read data buses RD' and /RD'. The transferred data are transferred to their corresponding output circuits [[means]] M and added output circuits [[means]] M' from which they are outputted as data DO1 and added data DO1' of output data DOUT and added output data DOUT'.

<Time t6>

An address YR2 of the outputs produced from the read [[Y]] address accessing circuit [[means]] C is brought to a high level, and an address YR2' of the outputs produced from the added read [[Y]] address accessing circuit [[means]] C' is rendered

high in level. Thus, the transfer transistors Tr17 and Tr18 are turned on so that the data stored in the read register RR2 is transferred to the read data buses RD and /RD. Further, the added transfer transistors Tr17' and Tr18' are turned on so that the data stored in the added read register RR2' is transferred to the corresponding added read data buses RD' and /RD'. The transferred data are transferred to their corresponding output circuits [[means]] M and added output circuits [[means]] M' from which they are outputted as data DO2 and added data DO2' of the output data DOUT and added output data DOUT'.

<Time t7>

An address YRm of the outputs produced from the read [[Y]] address accessing circuit [[means]] C is brought to a high level, and [[a]] an address YRm' of the outputs produced from the read address accessing circuit C' ~~therefrom~~ is rendered high in level.

Thus, the transfer transistors Tr17 and Tr18 are turned on so that the data stored in the read register RRm is transferred to the read data buses RD and /RD. Further, the added transfer transistors Tr17' and Tr18' are turned on so that the data stored in the added read register RRm' is transferred to the corresponding added read data buses RD' and /RD'. The transferred data are transferred to their corresponding output circuit [[means]] M and added output circuit [[means]] M' from which they are outputted as data DOm and added data DOm' of the output data DOUT and added output data DOUT'.

The serial access memory according to the third embodiment is disadvantageous over the first embodiment in both chip size and current consumption

because the added read registers are additionally provided as compared with the first embodiment. However, the serial access memory has the advantage of being capable of simultaneously obtaining outputs from the two output ~~[[means]]~~ circuits as is understood from Fig. 6.

Figs. 7A-7B ~~are Fig. 7~~ is a simplified circuit diagram showing a circuit of a principal part of a serial access memory according to a fourth embodiment of the present invention. In Figs. 7A-7B ~~Fig. 7~~, the same portions as those shown in ~~Fig. 4~~ Figs. 1A-1B are identified by the same reference numerals and their description will be omitted. A configuration of the fourth embodiment will be explained below with reference to ~~Fig. 7~~ Figs. 7A-7B.

The serial access memory according to the fourth embodiment is equivalent to one wherein the transfer circuits ~~[[means]]~~ F and I employed in the first embodiment are respectively made up of only one transistor. Namely, in the fourth embodiment, the transfer circuits ~~[[means]]~~ F and I respectively connect a write register E and a read register J to only either of signal lines CL_i and /CL_i.

Only points different from the first embodiment will be explained in the fourth embodiment. The transfer ~~[[means]]~~ circuits F and I comprise respective one transistors Tri₄ and Tri₅ respectively. Transfer transistors Tri₄ have first ~~[[fist]]~~ terminals electrically connected to their corresponding write registers WR_i, second terminals electrically connected to their corresponding signal lines CL_i (which may be /CL_i although CL_i have been used in the present embodiment), and gates each supplied with a write transfer signal WT. Further, the transfer transistors Tri₅ have first

terminals electrically connected to their corresponding read registers R_{Ri}, second terminals electrically connected to their corresponding signal lines CL_i (which may be /CL_i although the CL_i have been used in the present embodiment), and gates each supplied with a read transfer signal RT.

The serial access memory according to the fourth embodiment has the possibility that it will become advantageous over the first embodiment in chip size because the number of transistors is low as compared with the first embodiment. However, no data is supplied to the signal lines disconnected from the transfer circuits ~~[[means]]~~ F and I. Accordingly, the serial access memory has the potential for an increase in the load on each sense amplifier and the need for much time.

Figs. 8A-8B ~~are Fig. 8~~ is a simplified circuit diagram showing a circuit of a principal part of a serial access memory according to a fifth embodiment of the present invention. In Figs. 8A-8B ~~Fig. 8~~, the same portions as those shown in ~~Fig. 7~~ Figs. 7A-7B are identified by like reference numerals and their description will be omitted. A configuration of the fifth embodiment will be explained below with reference to ~~Fig. 8~~ Figs. 8A-8B.

The serial access memory according to the fifth embodiment is equivalent to one wherein the transfer ~~[[means]]~~ circuits H_a and H_b employed in the fourth embodiment are respectively made up of only one transistor, and the number of signal lines is set to one alone without being set in pairs. Namely, in the fifth embodiment, the transfer ~~[[means]]~~ circuits H_a and H_b respectively connect bit line pairs BL_{1a} or /BL_{1a}, or BL_{1b} or /BL_{1b} to signal lines CL_i.

Only points different from the fourth embodiment will be explained in the fifth embodiment. The transfer ~~[[means]]~~ circuits Ha and Hb comprise respective one transistors Tri2a and Tri2b respectively. The transfer transistors Tri2a have first ~~[[fist]]~~ terminals electrically connected to their corresponding bit line pairs BLia (which may be /BLia although BLia have been used in the present embodiment), second terminals electrically connected to their corresponding signal lines CLi, and gates each supplied with a write transfer signal WT. Further, the transfer transistors Tri2b have first terminals electrically connected to their corresponding bit line pairs BLib (which may be /BLib although BLib have been used in the present embodiment), second terminals electrically connected to their corresponding signal lines CLi, and gates each supplied with a read transfer signal RT.

The serial access memory according to the fifth embodiment is advantageous over the fourth embodiment in chip size because the number of transistors and the number of signal lines are low as compared with the fourth embodiment. However, no data is supplied to the bit lines disconnected from the transfer ~~[[means]]~~ circuits Ha and Hb. Accordingly, the serial access memory has the potential for an increase in the load on each sense amplifier and the need for much time.

Figs. 9A-9B ~~are Fig. 9~~ is a simplified circuit diagram showing a circuit of a principal part of a serial access memory according to a sixth embodiment of the present invention. In Figs. 9A-9B ~~Fig. 9~~, the same portions as those shown in ~~Fig. 3~~ Figs. 3A-3B are identified by the same reference numerals and their description will be omitted.

A configuration of the sixth embodiment will be explained below with reference to ~~Fig. 9~~ Figs. 9A-9B.

The serial access memory according to the sixth embodiment has a configuration wherein one pair of the signal line pairs CL_i and /CL_i is provided for the two pairs of the bit line pairs BL_{1a} and /BL_{1a}, or the two pairs of the bit line pairs BL_{1b} and /BL_{1b} in the second embodiment. Therefore, transfer ~~[[means]]~~ circuits F and I are simply provided in association with the signal line pairs CL_i and /CL_i, and one control signal is used therefor in a manner similar to the first embodiment. Transfer ~~[[means]]~~ circuits Ha and Hb are respectively connected to one pair of the signal line pairs CL_i and /CL_i common to the two pairs of the bit line pairs BL_{1a} and /BL_{1a} or BL_{1b} and /BL_{1b}.

Only points different from the second embodiment will be explained in the sixth embodiment.

The bit line pairs BL_{1a} and ~~[[BL_{1a}/]]~~ /BL_{1a} or BL_{1b} and ~~[[BL_{1b}/]]~~ /BL_{1b} set in column units are electrically connected to their corresponding pairs of signal lines CL_k and /CL_k parallel to the bit line pairs BL_{1a}, ~~[[BL_{1a}/]]~~ /BL_{1a}, BL_{1b} or ~~[[BL_{1b}/]]~~ /BL_{1b} and common to memory blocks a and b through the transfer ~~[[means]]~~ circuits Ha and Hb. Here, the signal line pairs CL_k and /CL_k are provided commonly to the two pairs (e.g., BL_{1a} and ~~[[BL_{1a}/]]~~ /BL_{1a} and BL_{2a} and ~~[[BL_{2a}/]]~~ /BL_{2a}, or BL_{1b} and ~~[[BL_{1b}/]]~~ /BL_{1b} and BL_{2b} and ~~[[BL_{2b}/]]~~ /BL_{2b}) of the bit line pairs.

The transfer ~~[[means]]~~ circuits Ha or Hb comprises transfer transistor pairs Tri_{1a} and Tri_{2a} or Tri_{1b} and Tri_{2b}. The odd-numbered transfer transistor (e.g., Tri_{11a}, Tri_{12a}, Tri_{11b} or Tri_{12b}) has a first terminal electrically connected to its corresponding bit line

(e.g., BL1a, [[BL1a/]] /BL1a, BL1b or [[BL1b/]] /BL1b), a second terminal electrically connected to its corresponding signal line (e.g., CL1, /CL1) and a gate commonly supplied with a first transfer signal CT1a or CT1b. On the other hand, the even-numbered transfer transistor (e.g., Tr21a, Tr22a, Tr21b or Tr22b) has a first terminal electrically connected to its corresponding bit line (e.g., BL2a, [[BL2a/]] /BL2a, [[BL2b/]] /BL2b), a second terminal electrically connected to its corresponding signal line (e.g., CL1, /CL1) common to the odd-numbered one, and a gate commonly supplied with a second transfer signal CT2a or CT2b.

Read and write registers RR_k and WR_k are electrically connected to their corresponding both ends of the signal lines CL_k and /CL_k through the transfer [[means]] circuits I and F. The transfer [[means]] circuits F and I respectively comprise transistor pairs Trk3 and Trk4 or Trk5 and Trk6. The transfer transistor Trk3 or Trk4 has a first terminal electrically connected to its corresponding write register WR_k, a second terminal electrically connected to its corresponding signal line CL_k or /CL_k and a gate commonly supplied with a write transfer signal WT. Further, the transfer transistor Trk5 or Trk6 has a first terminal electrically connected to its corresponding read register RR_k, a second terminal electrically connected to its corresponding signal line CL_k or /CL_k and a gate commonly supplied with a read transfer signal RT.

The serial access memory according to the sixth embodiment can be reduced in chip size as compared with the second embodiment because the number of the signal line pairs and the number of the transfer circuits [[means]] for connecting the signal line

pairs and the read and write registers are low as compared with the second embodiment.

Figs. 10A-10B are ~~Fig. 10~~ is a simplified circuit diagram showing a circuit of a principal part of a serial access memory according to a seventh embodiment of the present invention. In ~~Fig. 10~~ Figs. 10A-10B, the same portions as those shown in ~~Fig. 9~~ Figs. 9A-9B are identified by the same reference numerals and their description will be omitted. A configuration of the seventh embodiment will be explained below with reference to ~~Fig. 10~~ Figs. 10A-10B.

The serial access memory according to the seventh embodiment is provided with a dividing ~~[[means]]~~ circuit N for separating the memory block a and the memory block b employed in the sixth embodiment from each other.

Only points different from the sixth embodiment will be explained in the seventh embodiment.

Signal line pairs common to memory blocks a and b employed in the seventh embodiment are divided into signal line pairs CLK and /CLK for the memory block a and signal line pairs CLK' and /CLK' for the memory block b. The dividing ~~[[means]]~~ circuit N controls connections or non-connections between the divided signal line pairs. The dividing ~~[[means]]~~ circuit N comprises dividing transistor pairs TrBk and ~~[[TrBk/]]~~ /TrBk. The dividing transistors TrBk respectively have first terminals electrically connected to their corresponding signal line pairs CLK, second terminals electrically connected to their corresponding signal line pairs CLK' and gates supplied with a division signal BS. On the other hand, the dividing transistors ~~[[TrBk/]]~~

/TrBk respectively have first terminals electrically connected to their corresponding signal lines pairs [[CLK/]] /CLK, second terminals electrically connected to their corresponding signal lines pairs [[CLK/]] /CLK' and gates supplied with the division signal BS. The serial access memory according to the seventh embodiment is disadvantageous over the sixth embodiment in a reduction in chip size because the dividing [[means]] circuit is additionally provided. However, the serial access memory according to the seventh embodiment has the operational merit of being capable of separating the memory block a and the memory block b by the dividing [[means]] circuit to thereby execute a read transfer [[means]] and a write transfer [[means]] simultaneously.

Figs. 11A-11B are ~~Fig. 11~~ is a simplified circuit diagram showing a circuit of a principal part of a serial access memory according to an eighth embodiment of the present invention. A configuration of the eighth embodiment will be explained below with reference to ~~Fig. 11~~ Figs. 11A-11B. In Figs. 11A-11B ~~Fig. 11~~, the same portions as those shown in ~~Fig. 1~~ Figs. 1A-1B are identified by the same reference numerals and their description will be omitted.

The serial access memory according to the present embodiment uses registers as read/write registers held in common or shared for write/read without exclusively using the registers as in the case of the read register and the write register. Thus, as is understood from a comparison made between Figs. 1A-1B ~~Fig. 1~~ and ~~Fig. 11~~ Figs. 11A-11B, the serial access memory according to the eighth embodiment has a configuration

in which the read registers of the serial access memory according to the first embodiment are omitted.

Only points different from the first embodiment will be explained in the eighth embodiment. Only write/read registers WRm electrically connected to their corresponding one ends of signal line pairs CLi and $[[CLi/]] \text{ } \underline{CLi}$ are used as registers employed in the eighth embodiment. Thus, data buses are configured as input/output data buses WRD and $[[WRD/]] \text{ } \underline{WRD}$, and an input/output $[[means]] \text{ } \underline{circuit}$ L' handles input data DIN and output data DOUT.

In the serial access memory according to the eighth embodiment, a reduction in chip size can be achieved because the read registers (or write registers), transfer $[[means]] \text{ } \underline{circuits}$ related thereto, buses and output $[[means]] \text{ } \underline{circuits}$ (or input $[[means]] \text{ } \underline{circuits}$) can be omitted as compared with the first embodiment. Since, however, the registers are held in write/read common use in the serial access memory according to the eighth embodiment, the serial access memory has the demerit of being unable to asynchronously simultaneously perform a write operation and a read operation.

According to the invention of the present application as described above in detail, a serial access memory low in current consumption can be provided which is capable of restraining an increase in chip size even if memory capacity increases.

While the present invention has been described with reference to the illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to those skilled in the art on reference to this description.

It is therefore contemplated that the appended claims will cover any such modifications or embodiments as fall within the true scope of the invention.

ABSTRACT

The present invention provides a A serial access memory low in current consumption, ~~which is~~ capable of restraining an increase in chip size even if memory capacity increases. The serial access memory has a first and a second memory arrays a and b each having memory cells electrically connected to ~~[[their]]~~ corresponding bit lines ~~[[BLia]]~~, signal lines ~~[[CLi]]~~ provided in common between the memory arrays a and b and electrically connected to ~~[[their]]~~ the corresponding bit lines ~~[[BLia]]~~ through first transfer circuits ~~means-Ha and-Hb~~, write registers ~~[[WRm]]~~ electrically connected to ~~[[their]]~~ the corresponding signal lines ~~[[CLi]]~~ through a second transfer circuit ~~means-F~~, a write bus ~~[[WD]]~~ electrically connected to the write registers ~~[[WRm]]~~ through a third transfer circuit ~~means-D~~, an input circuit ~~means-L~~ electrically connected to the write bus ~~[[WD]]~~, read registers ~~[[RRm]]~~ electrically connected to ~~[[their]]~~ the corresponding signal lines ~~[[CLi]]~~ through a fourth transfer circuit ~~means-I~~, a read bus~~[[RD]]~~ electrically connected to the read registers ~~[[RRm]]~~ through a fifth transfer circuit ~~means-K~~, and an input circuit ~~means-M~~ electrically connected to the read bus~~[[RD]]~~.